Electrically driven single-photon sources are essential for building compact, scalable and energy-efficient quantum information devices. Recently, color centers in SiC emerged as promising candidates for such nonclassical light sources. However, very little is known about how to control, dynamically tune and switch their single-photon electroluminescence (SPEL), which is required for efficient generation of single photons on demand. Here, we propose and theoretically demonstrate a concept of a gate-tunable single-photon emitting diode, which allows not only to dynamically tune the SPEL rate in the range from 0.6 to 40 Mcps but also to switch it on and off in only 0.2 ns.
Novel devices exploiting the quantum nature of light are in great demand for the emerging quantum information technologies, such as quantum cryptography and optical quantum computing. Most of these devices exploit nonclassical states of light that can be produced only by a single-photon source -an optical source that generates a train of optical pulses so that each pulse contains strictly one photon. In the past two decades, many efforts have been made to obtain single-photon generation under electrical excitation, which is highly desirable for practical applications. 1) Different material platforms were proposed, such as epitaxial and colloidal quantum dots, 2, 3) single molecules, and nanotubes. 4) However, all these approaches have many drawbacks related to their stability, operating temperature, and fabrication techniques, which greatly limit the range of possible applications. Recently, color centers in diamond and other wide-bandgap semiconductors emerged as promising candidates for practical single-photon emitters. 5, 6) Many of these point defects in the lattice demonstrate bright and stable single-photon luminescence with a narrow emission spectrum at room and higher temperatures. 7) At the same time, color centers can be excited electrically, [8] [9] [10] [11] [12] which allows their integration into practical quantum information devices.
Among all wide-bandgap semiconductors that can host color centers, silicon carbide stands out as the only material with a well-developed CMOS-compatible fabrication process flow. 13) Recent studies have revealed that under electrical excitation, color centers in SiC are brighter than their counterparts in other wide-bandgap semiconductors. 10, 14, 15) Moreover, they can emit photons at telecommunication wavelengths, 16) which is crucially important for practical implementation of secure communication lines based on quantum cryptography. At the same time, the latest findings show that the process of single-photon electroluminescence (SPEL) of color centers is remarkably different from the electroluminescence of quantum dots and single molecules. 15) Therefore, further research aimed at understanding how to control the SPEL of color centers, dynamically tune and quickly switch it on and off is needed for the development of efficient and controllable single-photon sources based on silicon carbide.
In this Letter, we investigate the possibility to electrically control single-photon electroluminescence of a color center in a silicon carbide p-i-n diode and present a concept of a gate-tunable single-photon emitting diode (GT-SPED). Using a comprehensive
computational approach, we demonstrate not only how to precisely tune the SPEL rate of the color center but also how to switch it on and off almost immediately using the gate electrode.
We find the switching time to be less than 0.2 ns, which is more than two orders of magnitude faster than the RC time constant of the forward biased silicon carbide p-i-n diode.
Figure 1(a) shows a schematic of the 4H-SiC gate-tunable single-photon emitting diode (GT-SPED). Despite that at first glance, it looks very similar to the metal-oxide-semiconductor field-effect transistor (MOSFET), it is entirely different. Unlike the unipolar MOSFET, the GT-SPED is a bipolar device based on a lateral p-i-n diode, which is essential, since for the single-photon electroluminescence (SPEL) one needs both electrons and holes. 15, 17) In MOSFETs, electrons (or holes) flow from source to drain in a relatively narrow n-type (or p-type) channel. 18) In the GT-SPED, electrons flow from the n-type contact to the p-type contact and holes flow from the p-type contact the to n-type contact. In addition, there is no channel, i.e., even a semi-insulating substrate is actively involved in the electron and hole transport.
The GT-SPED can be easily fabricated on a semi-insulating 4H-SiC substrate by implanting aluminum and nitrogen atoms and thus forming the p-type and n-type regions, respectively. 19) After that, a color center can be created in the i-region of the diode right below the SiC surface using either focused ion beam implantation 20) or annealing, 10, 21) or electron irradiation, 22) or another technique. Depending on the method used, a thin defective layer can appear on top of the sample, but it can be etched away 23, 24) to reduce the number of defects in the vicinity of the color center of interest. Etching also allows to decrease the distance from the color center to the top surface of the sample, i.e., to the ITO gate electrode (see Fig. 1(a) ), which is beneficial for the improvement of tunability of the GT-SPED, as discussed below. A 50-nm-thick and 1-μm-wide ITO gate is used to control the luminescence of the color center in the i-region of the diode. The ITO gate is optically transparent absorbing less than 1% of photons emitted by the color center. 25) A 20-nm-thick SiO 2 layer required to isolate the ITO gate from the semiconductor can be either grown thermally or deposited on the SiC surface. 13) This thickness is high enough to avoid the influence of the ITO gate on the quantum efficiency of the color center. 25) The doping profile is shown in Fig. 1(a) . The dopant concentrations are high enough to form low-resistance ohmic contacts to the diode. 26) Other parameters of the GT-SPED are listed in Supplementary Information. The SPEL process of color centers is governed by the electron and hole capture processes, as recently revealed by Fedyanin et al. 15, 17) Therefore, the SPEL rate of the GT-SPED is a function of the lifetimes of the excited states of the color center and the electron and hole densities in its vicinity. Following the methodology of Ref. 15 , we self-consistently simulate the GT-SPED using the nextnano++ software (nextnano GmbH, Munich, Germany) and, using these results, find the SPEL rate at different bias and gate voltages. Although 4H-SiC can host a number of different color centers, 27) here we consider the silicon antisite near stacking faults (Si C -SF) 10) (see Table S2 in Supplementary Information) since it is the only color center in 4H-SiC for which the mechanism of electrical excitation is already understood, and the theoretical predictions can accurately reproduce the experimental measurements. 15 ) However, we note that our results can be easily extended to other color centers. By applying a voltage to the ITO gate, we can change the electron and hole densities in 4H-SiC below the gate. While in MOSFETs, the gate voltage increases the density of either electrons or holes, depending on the type of the channel, in the GT-SPED it affects both electrons and holes. Figure 1(d-f) shows the potential distribution at three gate voltages. At V gate =1.35 V (Fig. 1(e) ), the gate does not have any influence on electrons and holes in silicon carbide, which can also be seen in Figs. 2(a) and 2(b): the electron and hole distributions coincide with those obtained when no voltage is applied to the gate. At V gate =4.0 V (Fig. 1(f) ), a high potential hill is formed below the gate, which depletes the holes underneath the gate by two orders of magnitude (see Fig. 2(b) ). Figure 3 shows that at V gate =4.0 V, no holes are delivered to this region below the gate. At the same time, this potential hill is a potential well for electrons, which are accumulated there ( Fig. 2(a) ). Thus, a 100-nm-thick region with a high density of electrons and a low density of holes is formed below the gate. It is important to note that this thickness is determined by the electron and hole densities in the i-region of the GT-SPED, which are approximately equal to each other.
The only possibility to increase the thickness of the region with a high electron density is to decrease the bias voltage and, consequently, reduce the SPEL rate, which is not reasonable for practical applications.
Since the SPEL rate of the color center is given by 
where n and p are the electron and hole densities in the vicinity of the color center, and c n and c p are the electron and hole capture constants (see Table S2 in Supplementary Information), it is determined by min(c n n, c p p). Therefore, the SPEL rate of the color center located below the gate decreases as the gate voltage increases (Fig. 2(c) ). Similarly, by decreasing V gate below 1.35 V, one depletes the electrons and accumulates holes, decreasing the SPEL rate ( Fig. 2(c) ). (Fig. (4) ).
First, we operate not far from the maximum SPEL rate of the Si C -SF center, where the second-order autocorrelation function g (2) (τ) is not very sensitive to the carrier capture rates. 15, 28) Second, as V gate increases, decreasing the hole density in the vicinity of the color center, the electron density in the vicinity of the color center increases (see Figs. 2 (a) and 2(b)), while the g (2) function is determined only by the fastest process among the electron capture and hole capture processes. 28) It is also important to note that the gate voltage almost
does not affect the current-voltage characteristics and consequently the heating power given by JV (Fig. 1(c) ), which allows to stabilize the device temperature and consequently the emission properties of the color center. Figure 1(d-f) shows that the gate changes the electrostatic potential only in a relatively thin region in silicon carbide below the gate. Thus, only color centers located less than 50 nm below the SiO 2 /SiC interface can be efficiently controlled by the gate, which is shown in Fig. 2(c) . However, this issue is not a serious problem for modern fabrication techniques, which allow to create color centers at a depth of less than 20 nm with high lateral resolution (e.g., see Ref. 20) . The SPEL contrast ratio for near-surface defects is as high as 25 for the Si C -SF center at y≈20 nm and 60 for the Si C -SF center at y≈10 nm. (2) functions for the Si C -SF center located below the gate at a distance of 20 nm from the SiO 2 /SiC interface for different gate voltages at V bias =2.77 V.
Fig. 4. g
The high contrast between the SPEL rates at V gate =1.35 V and V gate =4 V gives the possibility to switch the SPEL on and off simply applying a voltage to the gate at a fixed bias voltage. It is remarkable that the GT-SPED responds to the gate voltage change much faster than to the bias change, which allows to switch the SPEL rate at very high speed. The GT-SPED is a bipolar device. Therefore, the capacitance per unit device width C n-p between the n-type and p-type contacts of the forward-biased GT-SPED is rather high due to the charge carrier diffusion capacitance. 18) Using the thermodynamic definition of capacitance 29) and the distributions obtained in the numerical simulations of the electron and hole transport in the steady state, we find C p-n to be about 3 nF/cm at V bias =2.77 V. The resistance in the transient process can be estimated from the current-voltage characteristics V bias (I) as 1(e) and 1(f)). Therefore, these electrons stream to the potential well virtually without resistance, i.e., the corresponding resistance R gate is lower than R p-n . As a result, the characteristic response time does not exceed R gate C gate ≲ 170 ps. In the fabricated devices, the response time can be slightly higher due to the series resistances of the n-type contact, gate electrode, and the external electronic circuit. Thus, the SPEL of the GT-SPED can be switched on and off almost immediately, whereas the contrast between the ON and OFF states is as high as 60. Acceptor compensation ratio 1% Acceptor ionization energy, eV 0.20 (Al) [5] Donor concentration in the n-type region, cm -3
18
Donor compensation ratio 1% Donor ionization energy, eV 0.06 (N) [6] Electron mobility in the p-type region, cm 2 /Vs 500 [7, 8] Hole mobility in the p-type region, cm 2 /Vs 140 [7, 8] Electron mobility in the i-type region, cm 2 /Vs 900 [7, 8] Hole mobility in the i-type region, cm 2 /Vs 140 [7, 8] Electron mobility in the n-type region, cm 2 /Vs 300 [7, 8] Hole mobility in the n-type region, cm 2 /Vs 120 [7, 8] Electron saturation velocity, cm/s 2.2×10 7 [9] Hole saturation velocity, cm/s 1.5×10 7 [1] Electron and hole recombination lifetimes in the p-type region, ns a) The recombination lifetimes for electrons and holes are calculated using the Scharfetter relation [10] :
where N D and N A are the concentrations of donors and acceptors, respectively, N ref is estimated to be 5×10 18 cm -3 [11] and τ 0 = 20 ns [11] . Table S2 . Parameters of the Si C -SF center in 4H-SiC.
Single-photon electroluminescence rate R
, where n and p are the electron and hole densities in the vicinity of the color center, respectively. The other parameters are listed below.
Radiative lifetime of the excited state τ r 3.6 ns [12, 13] Nonradiative lifetime of the excited state τ nr 36 ns [12, 13] Lifetime of the shelving state τ s 33 ns [13] Electron capture constant c n 1.1×10 -7 cm 3 s -1 [13] Hole capture constant c p 5.4×10 -8 cm 3 s -1 [13] 
